Using Pre-Emphasis and Equalization with Stratix GX

ثبت نشده
چکیده

New high speed serial interfaces provide a major benefit to designers looking to provide greater data bandwidth across the backplanes or when interfacing chip to chip. However high speed signaling techniques suffer from a number of issues not seen at normal digital signaling levels. One key problem, which applies to all transmission mediums, but particularly related to PCB layout, are frequency dependant transmission losses, caused primarily by skin effect and dielectric loss. This transmission loss can cause greater attenuation of the high frequency component of the signals than that of the lower frequency component, making it difficult for the receiver to interpret the signal, thereby greatly reducing drive length and increasing bit error rate. Two main techniques used to help overcome transmission losses are Pre-emphasis and Receiver Equalization. These methods require extra circuitry in the transmitter and receiver buffers to compensate for high frequency losses.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Understanding the Pre-Emphasis and Linear Equalization Features in Stratix IV GX Devices

A high-speed signal travelling through a backplane is subject to high-frequency losses, primarily skin effect and dielectric losses. These losses can severely degrade and attenuate the high-frequency content of the signal, making it difficult for the receiver to interpret the signal. Stratix® IV GX devices offer pre-emphasis and linear equalization to address this problem and improve the high-s...

متن کامل

DesignCon 2007 Digitally Assisted Adaptive

This paper describes a production-worthy adaptive equalizer used for integrating a transceiver on an FPGA. Since FPGAs are required to support a wide customer base, it is desirable to have a design flexible enough to adapt to different types of backplanes, drivers and data rates. This is extremely challenging since the data rate of the transceiver varies from 622 Mbps to 6.5 Gbps. The goal of t...

متن کامل

Elliptic curve cryptography on FPGAs: How fast can we go with a single chip?

In this paper we present an extremely high throughput implementation of an elliptic curve cryptosystem. The work builds on the author’s previous work which has resulted in a high throughput processor architecture for a specific family of elliptic curves called Koblitz curves. The architecture extensively utilizes the fact that FPGA based designs can be carefully optimized for fixed parameters (...

متن کامل

Real-Time Biologically-Inspired Image Exposure Correction

This chapter presents a real-time FPGA implementation of a biologically-inspired image enhancement algorithm. The algorithm compensates for the under/over-exposed image regions, emerging when High Dynamic Range (HDR) scenes are captured by contemporary imaging devices. The transformations of the original algorithm, which are necessary in order to meet the requirements of an FPGA-based hardware ...

متن کامل

Design and verification of a bit error rate tester in Altera FPGA for optical link developments

This paper presents a custom bit error rate (BER) tester implementation in an Altera Stratix II GX signal integrity development kit. This BER tester deploys a parallel to serial pseudo random bit sequence (PRBS) generator, a bit and link status error detector and an error logging FIFO. The auto-correlation pattern enables receiver synchronization without specifying protocol at the physical laye...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003